Design Simulation of Decimation Filter for Sigma Delta Converters
نویسنده
چکیده
The purpose of this paper is to present several filter topologies used for decimation of sigma delta modulated digital signals in order to choose the optimised filter architecture with regards to an efficient implementation. The filter is suited for data conversion and measurement applications. A second order 1-bit sigma delta modulator will be considered as the front-end A/D converter. The subsequent digital filter reduces the sampling rate by a factor of 64 and must guarantee a stop band attenuation of 80 dB.
منابع مشابه
Design Simulation and Silicon Implementation of a Very High Fidelity 24-bit Potential Decimation Filter for Sigma-Delta A/D Converters
This paper reports on results from the algorithmic design and simulation of a two-path poly-phase decimation filter with 24-bit accuracy over the frequency range from dc to approximately 16kHz. The filter is suited for very high precision data conversion applications, and has been designed for use with a fourth-order modulator running at 4096kHz. This paper also reports on the fixed-point ar...
متن کاملInteger Linear Programming-Based Bit-Level Optimization for High-Speed FIR Decimation Filter Architectures
Analog-to-digital converters based on sigma-delta modulation have shown promising performance, with steadily increasing bandwidth. However, associated with the increasing bandwidth is an increasing modulator sampling rate, which becomes costly to decimate in the digital domain. Several architectures exist for the digital decimation filter, and among the more common and efficient are polyphase d...
متن کاملApplications of Polyphase Filters for Bandpass Sigma-delta Analog-to-digital Conversion
The traditional lowpass Sigma-Delta (Σ∆) based Analog-to-Digital (A/D) conversion principle has been recently extended to bandpass for direct IF conversion. Such converter offers high Signal-to-Noise (SNR) ratios for narrowband signals relative to the sampling frequency, at significantly lower oversampling ratios in comparison to the conventional lowpass Σ∆ converters. In this paper a sixth-ord...
متن کاملTime-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملDesigning of Droop Compensation Based Decimator for Sigma-delta Adc
In this paper, the designing of decimation filter for sigma-delta (∑-∆) ADC having different oversampling ratio (OSR) is described. The decimation filter perform the operation of down sampling of a high frequency, low resolution signal to Nyquist rate, high resolution digital output. The design of a decimation filter is projected that employs two stagesCascaded Integrator Comb (CIC) filters and...
متن کامل